Á¦Ç°¼Ò°³
¤ýÀÚ¼¼ÃøÁ¤ÀåÄ¡, IMU, GPS/INS
¤ý°í¼º´É MEMS °ü¼º ¼¾¼­, ½Ã½ºÅÛ ¹× ÅëÇÕ GPS
¤ý°íÃâ·Â ¹«¼± ÁõÆø±â
¤ýGNSS ½Ã¹Ä·¹ÀÌÅÍ, GNSS Test & Software Receiver
¤ýIP Core Á¦Ç°
Cable
Codecs
Terrestrial
 
- ATSC 8-VSB modulator
- DVB-T DVB-H demodulator
- DVB-T DVB-H modulator
- Multi-channel ATSC 8-VSB modulator
Satellite
General
¤ýÅë½ÅÄÉÀ̺í Æ÷¼³Àåºñ
¤ý½Ç³» À§Ä¡(ÃøÀ§) ÃßÀû ½Ã½ºÅÛ
¤ý¹«¼± µ¥ÀÌÅÍ Àü¼Û ½Ã½ºÅÛ
¤ý¼ö¼Ò ¸ÞÀÌÀú, ¼ö¼Ò ½Ã°è
¤ýGPS ½Ã°¢µ¿±âÈ­ Àåºñ
¤ýÃÊÁ¤¹Ð ½Ã°£ ÁÖÆļö Àåºñ
¤ý´ÙÁ߸ðµå¿ë Telemetry ¼Û/¼ö½Å±â
¤ýFilter Connector
  Global Partners
Exclusive Representative Contract
with Global Companies
IP Core Á¦Ç° > Terrestrial > Multi-channel ATSC 8-VSB modulator
 

Multi-channel ATSC 8-VSB modulator

Product code: CMS0038

The CMS0038 multi-channel ATSC 8-VSB modulator with integrated Channel Coders has been designed specifically to implement the 8-VSB requirements of the ATSC Digital Television Standard (A/53).
The core provides all the necessary processing for 8VSB modulation of a up to 4 transport streams. Supported output formats include baseband I/Q and IF.
Every effort has been made to keep the size of the block to an absolute minimum in order to target the low-cost FPGA families, however this has not been at the expense of functionality.
Also see:



ATSC 8-VSB modulator


Block diagram


Click on diagram to enlarge

Safari Plug-in

Click on image for further information


Downloads

Release note
Technical data brief, 23rd July 2008 (400 kB)
IP Guide, 26th August 2008 (1.82 MB)
Altera megacore, v0.3.6 (10.47 MB)
Safari Plug-in, v1.15 (7.12 MB)

E-mail me when these downloads are updated



Certification



Standards compliance

ATSC A/53 8-VSB

Features

  • RS and convolutional encoding
  • Segment/Field Sync and Pilot insertion.
  • Variable sample rate interpolation.
  • 1 to 4 channels per core.
  • Multiple cores provide > 4 channels.
  • Optional SMPTE 310M locking.
  • Optional internal IF conversion.
  • External AD9857 DDS interface.


  • Applications

  • ATSC 8-VSB transmission systems.
  • Test equipment.


  • Implementation

  • Single external clock source.
  • Optimised for Xilinx and Altera.
  • Evaluation boards available.


  • Plug-ins / Extensions

  • ASI/SPI interface with TS PCR rate adaptation.
  •